PCT

(30) Priority Data:

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶:

H03M 1/68

A1

(11) International Publication Number: WO 98/20616

(43) International Publication Date: 14 May 1998 (14.05.98)

(21) International Application Number: PCT/SE97/01672

(22) International Filing Date: 7 October 1997 (07.10.97)

9604024–1 4 November 1996 (04.11.96) SE

(71) Applicant: TELEFONAKTIEBOLAGET LM ERICSSON (publ) [SE/SE]; S-126 25 Stockholm (SE).

(72) Inventor: TAN, Nianxiong; Lomvägen 39 nb, S-191 56 Sollentuna (SE).

(74) Agent: TELEFONAKTIEBOLAGET LM ERICSSON; Patent och Trademark Dept., S-126 25 Stockholm (SE).


(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: A METHOD AND DEVICE TO PROVIDE A HIGH-PERFORMANCE DIGITAL-TO-ANALOG CONVERSION ARCHITECTURE



(57) Abstract

High-speed and high accuracy digital-to-analog (D/A) converters find many applications in signal processing. For wideband telecommunication systems, there is a strong demand on high-performance D/A converters. With the design of the present invention it is enabled to prevent distortions and intermodulations for high-speed and high-accuracy digital-to-analog (D/A) converters for telecommunication applications, where the requirements on distortion and intermodulation can be very stringent. By combining segmentation for MSBs and binary weighting for LSBs a high-performance digital-to-analog conversion architecture can be achieved, where a delay for the binary weighted LSBs is used to equalize a delay introduced by segmentation and where all bit switches (14) are clocked with a tree-like-clock distribution network (11). New floor plans for CMOS, BiCMOS and bipolar implementation are thus invented and circuits for CMOS bit switches and current sources are also disclosed.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

\mathbf{AL}	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
\mathbf{AT}	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
\mathbf{AZ}	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	ТJ	Tajikistan
BE	Belgium	$\mathbf{G}\mathbf{N}$	Guinea	MK	The former Yugoslav	TM	Turkmenistan
\mathbf{BF}	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
\mathbf{BG}	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	ΙE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	ľT	Italy	MX	Mexico	$\mathbf{U}\mathbf{Z}$	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
\mathbf{CG}	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	$\mathbf{z}\mathbf{w}$	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	$\mathbf{R}\mathbf{U}$	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	\mathbf{SG}	Singapore		

WO 98/20616 PCT/SE97/01672

A METHOD AND DEVICE TO PROVIDE A HIGH-PERFORMANCE DIGITAL-TO-ANALOG CONVERSION ARCHITECTURE

FIELD OF THE INVENTION

5

10

15

20

25

The present invention relates to the design of high-speed and high-accuracy digital-to-analog (D/A) converters for telecommunication applications, where requirements on distortion and intermodulation are stringent. More specifically, the invention relates to a method and a device to provide a high-perfomance digital-to-analog conversion architecture by combining segmentation for the most significant bits (MSBs) and binary weighting for the least significant bits (LSBs) and especially circuit implementation techniques to decrease distortion and intermodulation.

BACKGROUND OF THE INVENTION

High-speed and high-accuracy digital-to-analog (D/A) converters find many applications in signal processing. For wideband telecommunication systems, there is a strong demand on high-performance D/A converters. The requirements of distortion and intermodulation on this kind of D/A converters are very tough.

One of the major reasons causing distortion and intermodulation is due to transient current spikes. To illustrate the problem of transient current spikes, there is shown in Fig. 1a a 3-bit binary weighted D/A converter. There are three current sources with values Io, 2Io and 4Io. When the digital input b0 is 1, the current Io is switched to the output; when the digital input b1 is 1, the current 2Io is switched to the output; and when the digital input b2 is 1, the current 4Io is switched to the output.

Suppose there is a code transition from 011 to 100. Since it cannot be guaranteed that every bit switch operates

simultaneously, there are different temporary codes as illustrated in Fig. 1b. Therefore, current spikes, or glitches appear at the output before the final values is reached. The glitches usually introduce distortion.

5

10

15

20

25

To reduce the glitch energy, another technique which is called segmentation can be used. A 3-bit segmented D/A converter is shown in Fig. 2a. Unlike binary weighted D/A converters, there are only unit current sources in segmented D/A converters. The 3-bit digital input data is first decoded into 7 outputs $Q_{6\sim0}$ by a decoder 1. When the input data value is equal to J, there are only J outputs $Q_{(J-1)\sim0}(J=7\sim1)$ having the output of 1. When the input data is equal to zero, all the outputs $Q_{6\sim0}$ are zeros. When there is a code transition, say from 011 to 100 shown in Fig. 2b, there is only one bit switch Q_3 changing the state. Therefore, glitch energy is minimized provided there is not intermediate output from the decoder 1 at a code transition. This can be guaranteed by using a latch at the decoder output.

Segmentation has its drawback. It needs more current sources and bit switches compared with binary weighting. In binary weighted CMOS D/A converters, unit current sources are usually employed to increase matching. This makes the current sources in binary weighted and segmented D/A converters identical. However, due to the fact that many more bit switches and wires are needed in segmented D/A converters, segmented D/A converters usually have smaller bandwidth and consume more chip area. To design high-performance D/A converters, combination of segmentation and binary weighting is a good choice.

Architectures combining segmentation and binary weighting have been used. An example is shown in Fig. 3, taken from J.M.

Fournier and P. Senn, "A 130-Mhz 8-b CMOS video DAC for HDTV applications", IEEE J. Sold-State Circuits, July 1991, pp. 1073-1077. However, data have different delay for segmentation and binary weighting parts, limiting the speed. Also bit switches are not clocked by clock signals distributed to guarantee equal delay. Another serious problem is the implementation. The layout is organized into a matrix with each cell containing a current source, bit switch and local decoder.

The 6-bit MSB data in the cited reference are fed from above and right to some initial decoding circuit and then latched with latches 2. The 2-bit LSB data in the cited reference are directly latched without the delay function to equalize the delay in the data path. Therefore, very high frequency operation is not possible. In the matrix, each cell contains current source, bit switch and local decoder, which inflicts several problems as follows:

1) the matching of current sources is poor. Matching is a function of distance between current sources. The larger the distance is, the poorer the matching is. Due to the local decoders and bit switches, the distance between current sources are quite large;

20

- 2) noise coupling is severe, because a lot of digital signal lines need to cross current sources. This problem gets severer with the increase of number of bits for segmentation; and
- 3) glitch energy is still very high. Even though the changing of states at the output of the latches can be clocked, the control signals for the bit switches may differ significantly at the transition instance due to the different wire length from the latches to every bit switch. This creates glitch energy,

introducing distortion and intermodulation. And the problem gets more severe with the increase of number of bits for segmentation.

SUMMARY OF THE INVENTION

This invention relates essentially to the design of high-speed 5 and high-accuracy D/A converters intended to be used in wideband telecommunication systems. Distortions and intermodulations in a D/A converter are usually due to the mismatch in the reference currents, as well as due to large transient current spikes. Large transient spikes occur, when all bits are not switched 10 simultaneously at a major code transition. To reduce transient spikes an architecture is invented, where binary weighting is used for the least significant bits (LSBs) and segmentation is used for the most significant bits (MSBs), and where data delay from the input to the bit switches is equalized and where all 15 switches are clocked by a tree-like clock distribution further reduce transient spikes and network. To matching new floor plans are invented and circuits for CMOS bit switches and current sources are disclosed.

20 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 a, b illustrate binary weighting and code transition in a 3-bit binary weighted D/A converter.

Fig. 2 a, b illustrate segmentation and code transition in a 3-bit segmentation D/A converter.

Fig. 3 is a traditional implementation of a D/A converter.

Fig. 4 a, b illustrate a high-performance D/A converter architecture combining segmentation for the MSBs and binary weighting for the LSBs according to the invention.

Fig. 5 is a floor plan for the CMOS D/A converters according to the invention.

Fig. 6 is a floor plan for the BiCMOS or bipolar D/A converters according to the invention.

Fig. 7 a-c are circuits for MOS current sources with associated bit switchers.

10 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5

15

20

25

An architecture combining segmentation and binary weighting according to the invention is shown in Fig. 4a and b. To reduce glitch energy, m-MSBs are segmented; to reduce chip area, 1-LSBs are binary weighted. The 2^m-1 current sources 3 for the m-MSBs are identical having the value of 2¹Io. The current sources 4 for the 1-LSBs are binary weighted having the value from Io to 2¹⁻¹Io. Also, to reduce the glitch energy, a global clock tree 5 is used to clock all the bit switches 6 by means of flip-flops, as shown in Fig. 4b. The clock signal is distributed by a tree-like distribution network. To compensate for the delay in the segmentation decoder 7, a delay equalizer 8 consisting of chained inverters is used between the 1-LSB inputs and the 1-LSB bit switches. Due to the equalized delay among all the input data, the architecture is a good candidate for high-speed operation.

A new CMOS implementation according to the invention as shown in Fig. 5 will overcome the earlier cited problems. Unlike all the previous designs, all current sources 10 are organized densely

WO 98/20616 PCT/SE97/01672

together in the new design. Dummy current sources 9 are placed around the densely laid out current sources 10. No bit switches or decoder function blocks are inserted into the transistor matrix, where the matching is crucial. Also, no digital signals cross the current source matrix.

5

10

15

20

All the $(2^m - 1 + 1)$ bit switches 14 and their associated flip flops 15 are placed at the upper part. Upon them there is the clock distribution network 11. The segmentation decoder 12 for the m-MSBs and delay equalizer 13 for the l-LSBs are placed beside the bit switches 14 and flip flops 15. From the clock input to every bit switch, the delay is exactly the same, minimizing the glitch energy.

To reduce noise coupling, separate supplies are used for analog and digital blocks. Double rings are also used (nwell and substrate) to prevent noise coupling via the substrate. The nwell contact ring and p-substrate contact ring surrounding current sources are biased at analog Vdd and ground respectively.

The only problem is the distance difference from current sources to their bit switches. Since the output impedance of the current sources are very high, the parasitic resistance difference due to the wire difference will not change the current value. Therefore, it will not degrade the performance.

This implementation has advantages over the existing designs.

Current sources are more densely placed, increasing the matching. There are no digital signals cross current sources and separate digital and analog supplies can be used, decreasing noise coupling. From the clock input to every bit switch, the delay is the same, further reducing the glitch energy.

For a BICMOS or bipolar implementation, usually the R-2R ladder is preferred to realize binary weighting, in that passive components have a better matching than active components. Such a layout floor plan is shown in Fig. 6. One of the differences is the use of the two R-2R ladders 16. Binary weighting is done by the R-2R ladders 16. The outputs of the 2-2R ladders 16 are directly connected with the segmentation output currents. Current sources, analog circuits, digital circuits, and R-2R ladders can have different supply lines to ease the noise coupling problems.

5

10

15

20

25

30

The crucial circuits in CMOS D/A converters are the current sources and bit switches. The current sources together with bit switches are shown in Fig. 7. They are used in a high-speed high resolution D/A converter, where the 4 MSBs are segmented and the 6 LSBs are binary weighted according to figure 5.

P-type transistors are used rather than n-type transistors as source and cascode transistors. The reason is current follows. When the output current is converted to a voltage by an external resistor, the voltage swing at the output terminal is between 0 and 1 V (or even less, depending on the external resistor). Therefore, n-type transistors can be used as switches to have a faster settling due to the small switch-on resistance. Properly designed p-type current sources have high enough output (in the megaohm range) avoiding using switch impedance transistors as cascode transistors (operating the switch transistors in saturation region).

In Fig. 7a is shown the current source (64 unit current sources in parallel) and bit switch (4 unit switch transistors in parallel) for the 4 segmented MSBs. In Fig. 7b is shown the current source (32 unit current sources in parallel) and bit

WO 98/20616 PCT/SE97/01672

switch (2 unit switch transistors in parallel) for the 6th LSB. In Fig 7c is shown the current source (16, 8, 4, 2, or 1 unit current sources in parallel) and bit switch (1 unit switch transistor) for the 5th~1st LSBs. To further reduce the glitch energy, the switch transistor sizes are scaled as the currents are scaled, and dummy transistors are used to guarantee equal capacitive load as shown in Fig. 7. Only the 5 LSBs have the identical switch transistors (and dummy transistors), though the currents are different. Since the currents are very small, the influence is very small.

5

10

15

20

The architecture of Fig. 4a, b and the floor plans of Fig. 5 and 6 may be implemented in chips, as for example a 10-bit CMOS D/A converter chip, a 10-bit 1.5-V CMOS D/A converter chip or a 12-bit BiCMOS D/A converter chip, where the two CMOS chips were laid out according to the floor plan of Fig. 5 and the BiCMOS chip was laid out according to the floor plan of Fig. 6.

While the foregoing description includes numerous details and specificities, it is to be understood that these are merely illustrative of the present invention, and are not to be construed as limitations. Many modifications will be readily apparent to those skilled in the art, which do not depart from the spirit and the scope of the invention, as defined by the appended claims and their legal equivalents.

CLAIMS

1. A method to provide a high-performance digital-to-analog conversion architecture by combining segmentation for MSBs and binary weighting for LSBs, c h a r a c t e r i z e d by using a delay for the binary weighted LSBs to equalize a delay introduced by the segmentation and by clocking all bit switches with a tree-like clock distribution network.


5


10


- 2. The method according to claim 1, c h a r a c t e r i z e d by a CMOS implementation and densely laying out only current sources to increase matching and to decrease glitch energy and by organizing the bit switches and this associated clocking circuit in such a way that the delay from the clock input to every bit switch is identical.
- 3. The method according to claim 1, c h a r a c t e r i z e d by a BiCMOS and bipolar implementation and densely laying out current sources to increase matching and to decrease glitch energy and by organizing the bit switches and their associated clocking circuit in such a way that the delay from the clock input to every bit switch is identical.
- 20 4. A device to provide a high-performance digital-to-analog conversion architecture by combining segmentation for MSBs and binary weighting for LSBs, c h a r a c t e r i z e d in that a delay function is provided for the binary weighted LSBs to equalize a delay introduced by the segmentation and in that all bit switches (14) are provided to be clocked with a tree-like-clock distribution network (11).
 - 5. The device according to claim 4, c h a r a c t e r i z e d in that a CMOS implementation is provided, in that current sources

are densely laid out to increase matching and to decrease glitch energy and in that bit switches and their associated clocking circuit are organized in such a way that the delay from the clock input to every bit switch is identical.

- 5 6. The device according to claim 4, c h a r a c t e r i z e d in that a BiCMOS and bipolar implementation are provided, in that current sources are densely laid out to increase matching and to decrease glitch energy and in that bit switches and their associated clocking circuit are organized in such a way that the delay from the clock input to every bit switch is identical.
- 7. A device to provide a high-performance digital-to-analog conversion architecture by combining segmentation for MSBs and binary weighting for LSBs comprising a circuit realization for CMOS bit switches and current sources, c h a r a c t e r i z e d by using p-type transistors as current transistors and n-type transistors as switch, by scaling bit switches as currents are scaled and by adding dummy switch to ensure equal load for bit switch driver.







SUBSTITUTE SHEET (RULE 26)






Fig. 3









Fig. 6



SUBSTITUTE SHEET (RULE 26)

International application No.

PCT/SE 97/01672

A. CLASSIFICATION OF SUBJECT MATTER							
IPC6: H03M 1/68							
	S SEARCHED	donal classification and IPC					
		alagification gymbala)					
Minimum ac	ocumentation searched (classification system followed by	classification symbols)					
IPC6: F	103M						
Documentat	ion searched other than minimum documentation to the	extent that such documents are included in	the fields searched				
SE DK E	I,NO classes as above						
Electronic da	ata base consulted during the international search (name	of data base and, where practicable, search	terms used)				
C DOCI	MENTS CONSIDERED TO BE RELEVANT	V: 1/2					
C. DOCO							
Category*	Citation of document, with indication, where app	ropriate, of the relevant passages	Relevant to claim No.				
Α	DE 3202789 C2 (VICTOR COMPANY OF	JAPAN LTD.).	1-6				
	23 December 1987 (23.12.87),	* *					
Α	US 5070331 A (SHINICHI HISANO),	3 December 1991	1-6				
	(03.12.91), figure 6, abstra	ct					
Α	DE 3408550 C2 (KABUSHIKI KAISHA		1-6				
	13 Sept 1984 (13.09.84), fig	ure 5, claim 1					
Α	EP 740425 A1 (SGS-THOMSON MICROE		7				
•	30 October 1996 (30.10.96),	figure 2,					
	abstract						
							
W. Further decomposite one listed in the continuation of Paul C. T. C. T							
χ Further documents are listed in the continuation of Box C. χ See patent family annex.							
* Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand							
to be of	ent defining the general state of the art which is not considered for particular relevance	the principle or theory underlying the	invention				
	ocument but published on or after the international filing date	"X" document of particular relevance: the considered novel or cannot be considered.	claimed invention cannot be red to involve an inventive				
cited to	ent which may throw doubts on priority claim(s) or which is establish the publication date of another citation or other	step when the document is taken alone					
~	reason (as specified) ent referring to an oral disclosure, use, exhibition or other	"Y" document of particular relevance: the considered to involve an inventive step	when the document is				
means combined with one or more other such documents, such combination being obvious to a person skilled in the art							
the priority date claimed "&" document member of the same patent family							
Date of the actual completion of the international search Date of mailing of the international search report							
	2 7 -03- 1998						
	ch 1998	<u> </u>					
	mailing address of the ISA/ Patent Office	Authorized officer					
	, S-102 42 STOCKHOLM	Rune Bengtsson					
	No. +46 8 666 02 86	Telephone No. + 46 8 782 25 00					

International application No. PCT/SE 97/01672

ategory*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No		
4	US 5406135 A (KASAI ET AL), 11 April 1995 (11.04.95), figures 5,7,9, abstract	7		
		-		
1				
:				
!				

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

International application No. PCT/SE 97/01672

Box I	Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)
This inte	rnational search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
1.	Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2.	Claims Nos.: because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3.	Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box II	Observations where unity of invention is lacking (Continuation of Item 2 of first sheet)
This Inte	ernational Searching Authority found multiple inventions in this international application, as follows:
	inventions according to the claims l-6 and 7 lack common nical features over the prior art
1.	As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2.	As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3.	As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4.	No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
Remark	on Protest The additional search fees were accompanied by the applicant's protest. No protest accompanied the payment of additional search fees.

Information on patent family members

02/03/98

International application No. PCT/SE 97/01672

Patent document cited in search report		Publication date	Patent family member(s)	Publication date	
DE	3202789	C2	23/12/87	NONE	
US	5070331	Α	03/12/91	NONE	
DE	3408550	C2	13/09/84	JP 59163912 A US 4618847 A	17/09/84 21/10/86
EP	740425	A1	30/10/96	NONE	
US	5406135	Α	11/04/95	GB 2273012 A,B JP 6164401 A KR 9705825 B	01/06/94 10/06/94 21/04/97

PCT

(30) Priority Data:

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:
H03M 1/68

(11) International Publication Number: WO 98/20616
(43) International Publication Date: 14 May 1998 (14.05.98)

(21) International Application Number: PCT/SE97/01672

(22) International Filing Date: 7 October 1997 (07.10.97)

9604024-1 4 November 1996 (04.11.96) SE

(71) Applicant: TELEFONAKTIEBOLAGET LM ERICSSON (publ) [SE/SE]; S-126 25 Stockholm (SE).

(72) Inventor: TAN, Nianxiong; Lomvägen 39 nb, S-191 56 Sollentuna (SE).

(74) Agent: TELEFONAKTIEBOLAGET LM ERICSSON; Patent och Trademark Dept., S-126 25 Stockholm (SE).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).


Published

With international search report. With amended claims.

Date of publication of the amended claims:

18 June 1998 (18.06.98)

(54) Title: A METHOD AND DEVICE TO PROVIDE A HIGH-PERFORMANCE DIGITAL-TO-ANALOG CONVERSION ARCHI-TECTURE



(57) Abstract

High-speed and high accuracy digital-to-analog (D/A) converters find many applications in signal processing. For wideband telecommunication systems, there is a strong demand on high-performance D/A converters. With the design of the present invention it is enabled to prevent distortions and intermodulations for high-speed and high-accuracy digital-to-analog (D/A) converters for telecommunication applications, where the requirements on distortion and intermodulation can be very stringent. By combining segmentation for MSBs and binary weighting for LSBs a high-performance digital-to-analog conversion architecture can be achieved, where a delay for the binary weighted LSBs is used to equalize a delay introduced by segmentation and where all bit switches (14) are clocked with a tree-like-clock distribution network (11). New floor plans for CMOS, BiCMOS and bipolar implementation are thus invented and circuits for CMOS bit switches and current sources are also disclosed.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	$\mathbf{L}\mathbf{V}$	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
\mathbf{BF}	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
\mathbf{BJ}	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	\mathbf{UG}	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	\mathbf{YU}	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	$\mathbf{Z}\mathbf{W}$	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	\mathbf{SG}	Singapore		

5

10

PCT/SE97/01672

AMENDED CLAIMS

[received by the International Bureau on 29 April 1998 (29.04.98); original claim 7 amended; remaining claims unchanged (2 pages)]

- 1. A method to provide a high-performance digital-to-analog conversion architecture by combining segmentation for MSBs and binary weighting for LSBs, c h a r a c t e r i z e d by using a delay for the binary weighted LSBs to equalize a delay introduced by the segmentation and by clocking all bit switches with a tree-like clock distribution network.
- 2. The method according to claim 1, c h a r a c t e r i z e d by a CMOS implementation and densely laying out only current sources to increase matching and to decrease glitch energy and by organizing the bit switches and this associated clocking circuit in such a way that the delay from the clock input to every bit switch is identical.
- 3. The method according to claim 1, c h a r a c t e r i z e d by a BiCMOS and bipolar implementation and densely laying out current sources to increase matching and to decrease glitch energy and by organizing the bit switches and their associated clocking circuit in such a way that the delay from the clock input to every bit switch is identical.
- 4. A device to provide a high-performance digital-to-analog conversion architecture by combining segmentation for MSBs and binary weighting for LSBs, c h a r a c t e r i z e d in that a delay function is provided for the binary weighted LSBs to equalize a delay introduced by the segmentation and in that all bit switches (14) are provided to be clocked with a tree-like-clock distribution network (11).
 - 5. The device according to claim 4, c h a r a c t e r i z e d in that a CMOS implementation is provided, in that current sources

15

are densely laid out to increase matching and to decrease glitch energy and in that bit switches and their associated clocking circuit are organized in such a way that the delay from the clock input to every bit switch is identical.

- 5 6. The device according to claim 4, c h a r a c t e r i z e d in that a BiCMOS and bipolar implementation are provided, in that current sources are densely laid out to increase matching and to decrease glitch energy and in that bit switches and their associated clocking circuit are organized in such a way that the delay from the clock input to every bit switch is identical.
 - 7. The device according to claim 4, characterized in that a circuit realization for CMOS bit switches and current sources by using p-type transistors as current transistors and n-type transistors as switch, by scaling bit switches as currents are scaled and by adding dummy switch to ensure equal load for bit switch driver.